Implementing SPI-4.2 Using FPGAs
by Alex Goldhammer, Marketing Manager, Xilinx, Inc

The System Packet Interface Level-4 Phase 2 (SPI-4.2) specification, defined by the Optical Internetworking Forum (OIF), is the most common interface used for packet transfers between physical (PHY) and link layer devices in WAN applications.
 
The SPI-4.2 interface is intended to provide a fast, reliable, efficient connection between the PHY and NPU. Here we look at how FPGAs can implement such interfaces across a wide range of serial and parallel standards.

...download complete article here (459 KB PDF)